Digital Trainer to Verify Half Adder using OR, EX-OR and AND Gates
Product Code : JA-DEECP-1167
The Digital Trainer to Verify Half Adder using OR, EX-OR and AND Gates (SKU JA-DEECP-1167) is used to check the truth table of a half adder, the circuit that adds two binary digits. The sum output is A XOR B, produced by the EX-OR gate, and the carry output is A AND B. Students apply the four input combinations and confirm the sum and carry against the expected truth table. Input, indicator and supply details are stated on the quotation.
Specifications
The listing gives the circuit only:
| Product | Digital Trainer to Verify Half Adder using OR, EX-OR and AND Gates |
| SKU | JA-DEECP-1167 |
| Circuit | Half adder |
| Gates (as listed in the name) | OR, EX-OR and AND |
| Outputs | Sum = A XOR B; Carry = A AND B |
| Inputs, indicators and supply | Confirmed on the quotation |
Scope of supply and ordering
Supply, input and indicator details, quantities and packing are confirmed on the quotation.
Frequently asked questions
What does the half adder trainer verify?
The truth table of a half adder: sum = A XOR B and carry = A AND B.
Which gates are used?
The product is listed with OR, EX-OR and AND gates.
Related products
- Digital Trainer to Verify Half Subtractor using OR, EX-OR and AND Gates
- Digital Trainer to Verify Full Adder using OR, EX-OR and AND Gates
- Digital Trainer to Verify Adders and Sub-tractor using NAND Gates
- Logic Gate Circuit Trainer using TTL IC
Digital trainers are listed in our scientific instrument range.
Request a quote
For the half adder digital trainer, send your quantity through our contact page.
Contractors bidding for education-ministry, World Bank or United Nations laboratory tenders can source the complete equipment list from JaincoLab. We manufacture and export for these projects, have delivered them successfully in many countries and specialise in turnkey laboratory supply.
